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In this work we introduce an analytical model for square Gate All Around (GAA)
MOSFETs with rounded corners including quantum effects. With the model developed
it is possible to provide an analytical description of the 2D inversion charge distribution
function (ICDF) in devices of different sizes and for all the operational regimes. The
accuracy of the model is verified by comparing with data obtained by means of a 2D
numerical simulator that self-consistently solves the Poisson and Schrödinger equations.
The expressions presented here are useful to achieve a good description of the physics of
these transistors; in particular, of the quantization effects on the inversion charge. The
analytical ICDF obtained is used to calculate important parameters from the device
compact modeling viewpoint, such as the inversion charge centroid and the gate-to-





Multiple-gate (MuG) MOSFETs are considered a serious alternative for keeping up
with the continuous reduction in device dimensions described by Moore’s law. These
structures show promising possibilities in relation to the control of short channel effects
(SCEs) and the achievement of ideal subthreshold swing values [1, 2, 3].
Making use of technologies based on these new geometries, channel lengths could be
shrunk below 20nm accordingly to the latest edition of ITRS [1]. In this respect, their
capacity to reduce SCEs and the possibility of using undoped channels are essential
features for the achievement of this goal. The latter, in particular, is critical since
random impurity effects are by no means negligible in nanometric devices [4, 5]. These
effects produce a dispersion of fundamental parameters such as the threshold voltage
and the sub-threshold slope [4, 5, 6, 7]. Moreover, MuG MOSFETs are part of the
Silicon-On-Insulator (SOI) transistor family, which demonstrates unique features that
look promising for future mainstream CMOS technologies [3, 6, 7]. The use of ultra-thin-
body (UTB) and MuG SOI structures allows the fabrication of fully-depleted devices
that offer not only extremely good control of SCEs but also a very good behavior with
respect to drain-induced barrier-height lowering (DIBL), threshold voltage roll-off, and
off-state leakage [3, 6, 7].
Both square and cylindrical Gate-All-Around (GAA) MOSFETs are currently under
intense study from the simulation and modeling viewpoint [3, 8, 9, 10, 11, 12, 13, 14,
15, 16, 17]. One key area in these structures is the study of quantum mechanical effects
(QMEs), since both structural and electrical confinement (produced by a square gate
in the quadruple-gate device and by a circular gate in the cylindrical one) make these
devices (nanowires FETs) quasi-1D transistors, where transport occurs in a set of loosely
coupled propagating modes.
In this work we focus on square GAA MOSFETs. These devices have not been subject
of many modelling efforts due to their particular geometrical complexities. The concen-
tration of inversion charge close to the corners of the silicon body makes a bi-dimensional
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description of the inversion charge distribution and other important magnitudes imper-
ative from the compact modeling viewpoint. The analytical description of cylindrical
GAA MOSFETs is simpler since the symmetry of the structure around the rotation an-
gle allows a 1D description, accounting for just the radial component [11, 13, 10, 16]. In
the case of square GAA MOSFETs, other modeling strategies are necessary, moreover if
we take into account that real life devices are not perfectly square. When a square GAA
device is manufactured, the result is usually a rounded corner square shaped structure,
as can be seen in figure 1.1. Because of the manufacture process, the materials suffer
from chemical attacks which lead to the aforementioned shape. This effect, althought
undesired, is unevitable because of the collateral effects caused by the current technology.
For a better understanding of the manufacture of this GAA devices see [18].
Figure 1.1: Cross sectional TEM image of 3D-stacked square NW with HfO2/TiN
and W/H=15nm/15nm (reference [19]).
In order to develop an inversion charge analitycal model for this device, first of all, we
introduce a 1D analytical function f(x) that accurately reproduces the inversion charge
distribution function (ICDF) from the center silicon core to the device side, for different
device sizes and applied gate voltages. Secondly, we define a parametric function s(α)
(with α being the rotation angle as shown in 1.2(b)). This function defines the external
shape of the device to model. By combining f(x) and s(α) we are able to model a 2D
function f(x, α) that reproduces the ICDF in the active region of the structure as shown
in figure 1.2. As it will be shown below, we will make use of a numerical simulator to
accurately characterize f(x, α).
The resulting ICDF is related to the inversion charge density as follows, n(x, α) = Ninv |
f(x, α) |2, Ninv (cm−1) being the value of the total electron density integrated over the
square area of the silicon channel. Once we have the ICDF function, we will be able to
model the inversion charge centroid (ICC) and the gate-to-channel capacitance (CGC),
making use of this analytical function.
The paper is organized as follows: in chapter 2 we describe the main features of the sim-
ulator used. We deal with the ICDF modeling in chapter 3. The definition, calculation
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(b) Example of a parametric representation of the
shape of the device for a cylindrical GAA: s(α) =
1.
(c) f(x, α) = f(x)s(α) is a combination of both functions and
returns the parametric 2D model of the ICDF.
Figure 1.2: Example of the combination of the 1D model function with a parametric
representation of the external shape of the device, resulting in a 2D representation of
the ICDF.
and modeling of the ICC and the CGC are presented in chapters 4 and 5, respectively.




The simulation data presented in this work have been obtained by using a simulator
developed within our research group [8, 12]. The geometry and cross-section of the GAA
MOSFET studied is shown in figure 2.1, where tins and tsi are the insulator thickness and
the silicon body thickness, respectively. It can be seen that the gate completely surrounds
the square silicon channel where conduction takes place. To reach a fast convergence,
the 2D Poisson and Schrödinger equations, the latter solved for each energy valley, have
been self-consistently solved using the predictor-corrector scheme proposed by Trellakis
et al. [20] including the energy valley degeneration of the silicon conduction band. The
simulator achieves accurate results for different structures, materials and gate voltages
if the number of energy levels and their corresponding wave functions employed in the






Figure 2.1: Different parameters of the device.
The geometry of the device shown in figure 2.1 confines the electrons in the plane perpen-
dicular to the transport direction, which means that we are dealing with a 1D electron























where q is the electron charge, EF is the Fermi level, Ψn is the wave function belonging to
energy level En, ℑ−1/2 the complete Fermi-Dirac integral of order -1/2 and the remaining
symbols have their usual meaning.
The simulator uses finite elements for the discretization of the equations. More details
of the code can be found in the following references [8, 12, 21]. In all the simulated
devices, we have considered an undoped substrate (NA = 10
14 cm−3), a metal gate
with a work-function of 4.61 eV and an insulator thickness of 1.5 nm. The tsi values
considered in our work were 10, 15 and 20 nm.
Chapter 3
Inversion charge modeling
3.1 1D modeling f(x)
As a first step, we propose a 1D analytical model to describe the ICDF of square GAA
MOSFETs (bidimensionality will be introduced later). To do so, we use the approach
followed by Ge et al. for the symmetrical Double Gate MOSFETs (DGMOSFETs)
(equation (4) in Reference [22]). In connection with this, for a perfect square device, in
[23], a 2D analytical model for the ICDF was presented as a generalisation of the 1D
eigenfunctions proposed by Ge el al. Following a similar approach, we will use the 1D
model proposed in [22], adapting it in a parametric approach as we will show in the next
chapter. The 1D model chosen was the following:











|Ψ(x)|2 ≈ f2(x) (3.2)
As we can see, this model depends solely on 3 parameters:
• tsin, distance from the center of the device to the oxide interface at a given angle
α, see figure 2.1. Note that tsin at α = 0 equals
tsi
2 .
• b, a parameter that depends on the gate voltage V g and tsi.
• a, depends on the shape of the device. While in [23] it was used a = 12 for a
perfect square device, in [22] a = 1 is used for a 1D MOSFET device. For our
model, and for the shake of simplicity, we are going to assume a to be constant.
An intermediate value that minimizes the total mean square error when compared
with simulation data is chosen.
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For the complete 2D model, we also need s(α), the parametric function introduced in
the previous chapter. By combining this function with our 1D ICFD model, we can
correctly reproduce the behaviour of the device.
3.2 Shape modeling function s(α)
By rotating 360 degrees the 1D Ψ(x) function we can model a circular device just using
the model for every angle.
For a cylindrical device, we just need s(α) = 1, as can be seen in figure 1.2. For a
non-circular shaped device, we must take into account that the distance from the center
of the device to the opposite side (the parameter we called tsin), depends on the angle
α. As the parameters of the model depend on tsin, we need to recalculate tsin and b (b is
dependant on tsi as well), for every angle. Because of that, in order to change the shape
of the device, we must model the boundaries of the device by reproducing the shape we
are going to deal with.
As we explained before, there are no perfectly square devices, the corners are rounded
because of the technological processes used in their fabrication. An example of a real
device is shown in figure 1.1.
We can quantify this ”rounding” by means of the curvature of the corners. We mea-
sure this curvature by the ratio between the minimum distance between the center of
the device to the oxide interface and the maximum (from now on tsinmin and tsinmax
respectively). For a square shaped device, we can find the minimum length at α = 0
and the maximum at α = π4 . Supposing tsi = 1 the maximum length is
√
2, as can be
seen in figure 3.1.
Taking into account that for square devices tsinmin is by definition
tsi
2 , we can calculate
the ”rounding” percentage C as the ratio between the difference of tsinmax and tsinmin
for a perfect square ( tsi2 (
√

















With tsinmin and tsinmax being the length of the channel from the center to the oxide
for α = 0 and α = π4 respectively. This equation gives us the curvature percentage of
the corners, so a 100% means that we get a perfectly rounded device and a 0% means a
perfect square device. For more information on this calculation, see appendix A.
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Figure 3.1: Distance between the center of the device to the oxide interface at angles
α = 0: tsinmin =
tsi
2


























(b) C = 75%, n = 2.7945.





(c) C = 100%, n = 2
Figure 3.2: Representation of squircle model for different corners curvatures. Param-
eter n of function s(α) has been calculated for every curvature using 3.5.
Once we can characterize the roundness of the corner, we can model the device shape.
For this task, we use the superellipse formula. This formula allows a parametric rep-
resentation of a square with rounded corners, also called squircle, in terms of a few
































Parameter sides control the number of corners, and ri the ratio between the height
and the width of the rectangle. Obviously, for a square device we use sides = 4 and
ra = rb = 1. Parameters ni control the curvature of the corners. For our model, we
will use n1 = n2 = n3, so we get a squircle. To calculate the ni parameters, we will use




square device), we obtain the relation between the parameter n and the percentaje of
corner rounding (equation 3.5). For more details, see appendix B.











Once we have the parametric representation of the device shape, we can combine it with
our 1D modeling function for a complete 2D model of the ICDF, as will be shown below.
3.3 2D Modeling for different square GAA shapes
To get a complete 2D model, we adapt the 1D function given in equation 3.1 by cal-
culating every slice of the 2D model for every angle from the silicon core center to the
oxide interface. With the assumption that our 1D model solely depends on the distance
between the center of the device and the oxide interface, at any given angle, we can cal-
culate the ICDF once we know the tsin distance. This distance can be easily calculated





Consequently, Ψ(x) will be defined in the interval [0, tsin]. In this way, for every angle, we
will get different values of tsin. Because the other model parameters (b and a) also depend
on tsin, we will need to describe their dependencies. To obtain these dependencies, we
compare the simulated resuls with the the model, for different values of b and a. These
values have been selected to fit the simulation data using an iterative algorithm that
minimizes the quadratic error between the simulated and the modeled data.
For the a parameter, even though it depends on the shape of the device and the tsin
distance, we chose it constant to maintain the simplicity of the model. The final value,
after minimization of the cuadratic error is:
a = 0.65 (3.7)
For b parameter, we performed an empirical fitting to obtain an analytical expression
(see figure 3.3):
b = −0.45 + 0.15tsi + (0.001 − 0.00004tsi)N (0.47+0.006tsi)inv (3.8)
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(a) b parameter calculation for tsi = 10nm.









(b) b parameter calculation for tsi = 20nm.
Figure 3.3: Parameter b for different values of tsi and Vg as calculated by equation
3.8.
Combining all the analytical expresions, we were able to describe the 2D model. In
figure 3.4, we plot few 1D sections of the ICDF.
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(a) parametric representation of s(α).










                       
(b) α = 0







                             
(c) α = Π
8










                             
(d) α = Π
4
Figure 3.4: ICDF of differents angles cuts for a squircle shaped device. tsi = 20nm,
V g = 1V and C = 75%.
Doing so, the resulting equation is:
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Note that f depends on α by means of tsin which is calculated tsin =
tsi
2 s(α), A is the
normalization constant and b, a the parameters previously discussed.
Below, we can see a 2D representation of the ICDF:
Figure 3.5: 2D plot of the function given in equation 3.9 applied for αǫ[0, 2π]; C=75%
In the next figure, we plot the first cuadrant with the simulated data superimposed:
Figure 3.6: 2D plot comparison of first cuadrant between simulated (indicated with
the black dashed border) and modeled (indicated with the red lines) data. C=25%
As can be seen, the model function fits the simulated data very well even in the 2D
representation.
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3.4 Comparison with the simulation results
In figure 3.7 and 3.8, we can see a comparison between the modeled ICDF and the
simulated data. As can be observed, the fitting is better at middle and lower V g values.
As can be seen, the model reproduces reasonably well the simulation data for a wide
range of technological parameters and gate voltages.
In the following chapters, we will use equation (3.9) to model the square GAA MOS-
FET ICDF in order to deal with the inverse charge centroid and the gate-to-channel
capacitance modeling.
Inversion charge modeling 17
Model Data
Sim Data









tsi = 10nm; Vg = .2 V ; Α = 0 rad








tsi = 10nm; Vg = .2 V ; Α = 0.3926 rad








tsi = 10nm; Vg =.6V; Α = 0.rad







tsi = 10nm; Vg =.6V; Α = 0.3926  rad









tsi = 20nm; Vg =.2V; Α = 0 rad









tsi = 20nm; Vg =.2V; Α = 0.3926  rad










tsi = 20nm; Vg =  1 V; Α = 0 rad










tsi = 20nm; Vg =  1 V; Α = 0.3926  rad
Figure 3.7: Comparison of modeled and simulated data for a device with curvature













tsi = 10nm; Vg =.2V; Α = 0 rad









tsi = 10nm; Vg =.2V; Α = 0.7853  rad








tsi = 10nm; Vg =.6V; Α = 0 rad







tsi = 10nm; Vg =.6V; Α = 0.7853  rad










tsi = 10nm; Vg =   1V; Α = 0 rad









tsi = 10nm; Vg =  1 V; Α = 0.7853  rad










tsi = 20nm; Vg =  1 V; Α = 0 rad










tsi = 20nm; Vg =  1 V; Α = 0.7853  rad
Figure 3.8: Comparison of modeled and simulated data for a device with curvature




The inversion charge centroid (ICC) is defined as the first momentum of the inversion
charge distribution in conventional bulk MOSFETs [24, 25, 26]. If we compare this
parameter with the physical gate insulator thickness, we can estimate the influence of
quantum mechanical effects (QMEs) on the inversion charge spatial distribution. The 1D
definition of the ICC is intuitive, as reported in [24, 25, 26], and its modeling was carried
out in bulk, double-gate and cylindrical surrounding gate MOSFETs [11, 24, 25, 26]
(note that cylindrical 2D devices can be analyzed as 1D by means of an appropriate
choice of coordinate system [11]). However, the definition of a useful ICC for square
GAA MOSFETs is not simple. Some attempts towards this definition have been made
previously [27, 28, 23].
To characterize the ICDF, its first momentum R(α) has been calculated (with α being
the angle discussed in the last chapter). The mathematical expression for the R(α)




2 · f2(x, α)dx
∫ tsin
0 x · f2(x, α)dx
(4.1)
where tsin is the distance from the center of the silicon core to the semiconductor-
insulator interface for each α value (note that due to the device symmetry, only 0 ≤ α ≤
π
4 has to be considered in the calculation of R(α)).
We calculate R(α) making use of the ICDF model introduced in the previous section. In
order to establish the accuracy of our model, we define an error function, Err(α), as the






× 100(%) = |RModel(α)−RSim(α)|tsi
2 · s(α)
× 100(%) (4.2)









for each tsi value. The results are given in table 4.1. As can be seen, the model works
well (in relation to the calculation of R(α)) for all the devices under study and for the
whole bias voltage range considered.
tsi 10nm 20nm
EMAXrr (C = 25%) 1.10% 1.87%
EMAXrr (C = 50%) 0.97% 1.88%
EMAXrr (C = 75%) 1.92% 1.79%
Table 4.1: Maximum value of the Err(α) function for the GAA MOSFETs studied.
Also, in order to calculate the gate-channel capacitance, we will use the superellipse for-
mula again to calculate the distance between the charge centroid and the oxide interface
for all the values of α (∆I). This value will be necessary to calculate the gate-to-channel












In the same way, the mean distance between the center of the device and the charge







In the next figures, we plot a comparison between the R(α) calculated using the modeled
and the simulated data.
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Vg = .2 V
Vg = .6 V
Vg = .8 V
Vg = 1 V
Simulation
Model







(c) C = 75%; tsi = 10nm







(d) C = 75%; tsi = 20nm







(e) C = 50%; tsi = 10nm







(f) C = 50%; tsi = 20nm







(g) C = 25%; tsi = 10nm







(h) C = 25%; tsi = 20nm






After having developed the model for the ICDF we can use it for calculating other
interesting magnitudes. One important parameter is the gate-to-channel capacitance
CGC, which determines the transconductance of the transistor [29]. In 1D devices, CGC
can be calculated as the series combination of the gate insulator capacitance Cins and










However, in the case of square GAA MOSFETs, several approximations are needed
to achieve our goal of developing a simple analytical expression for CGC. First, the
semiconductor-insulator interface is not isopotential, making equation (5.1) an approx-
imate expression [8, 21, 28]. Moreover, there are no closed analytical expressions either
for Cins or for Cch. For the insulator capacitance term, an empirical expression has been
obtained for these square GAA MOSFETs with rounded corners, following the line of







1 + F (C) tinstsi
) (5.2)
With P (t, C) = 4t(1 + C100 (
π
4 − 1)) being the perimeter and F (C) = −0.3( C100 )2 +
1.05( C100 ) + 1.25 a fitting function. It should be noted that if tsi >> tins, the Cins value
is that of a conventional bulk MOSFET.
Regarding the channel capacitance, an approximate expression can be achieved, using













φs and φc being the electrostatic potential at the surface and the center of the silicon
body, respectively, and Qinv the inversion charge per unit length (Qinv = qNinv). The



















where xi is the charge centroid position, defined in [25], and W is the transistor width
(necessary to calculate the capacitance per unit length). A description of the physical
meaning of each of the capacitance terms can be found in [35].
In order to model the gate capacitance of the devices we are considering, a term equiva-
lent to each of (5.4) is needed. First, a model of the electric potential within the silicon
body is needed to calculate Cc. Due to the lack of symmetry of this kind of devices,
an alternative option is to make use of the similarities found between the potential be-
havior in cylindrical and square GAA devices [36]. It can be seen that the behaviour
of dφc/dQinv is almost identical between these two antagonist cases. Analytical models
for the electrostatic potential of cylindrical GAA devices are available in the literature
[9, 37, 38], and here we have modeled the potential at the center of a rounded cornered
square GAA MOSFET making use of the expression proposed in [9]. Thus, the Cc term





where Q0 = (kBT/q)8πεsi and the remaining parameters keep their usual meaning. In
[23], it was shown that the derivative of the electric potential with respect to the inversion
charge at the center of the silicon body is approximately the same for a cylindrical and
a square GAA devices.
To calculate the inversion capacitance term in (5.4), Cinv, the DG MOSFET centroid
definition was first replaced by the one introduced in the previous section. Then, the
planar capacitance formula Wεsi/xi was replaced by its square quadruple-gate coun-
terpart (found from (5.2) where tins and tsi are replaced by ∆I and RI , respectively).
Finally a fitting parameter K replaced the channel width W in the second part of the
Cinv term, to appropriately take into account the 2D confinement effect. The resulting
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We have chosen a K parameter (by means of an empirical fitting) whose value is of the
order of the one used in reference [23] (2 · 10−6cm). Nevertheless, for these devices,
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Figure 5.1: Factors of gate-to-channel capacity (CGC) for tsi=20nm and C=25%.
In the next figures, the modeled gate-to-channel capacitance is compared with simulation
data. As can be seen, the Cc term controls the behavior of the device in the weak
inversion regime, while Cinv is responsible for the gate capacitance degradation with
respect to the ideal limit value Cins. A very good agreement between the model and the
simulated data is achieved.
26 Chapter 5














































Figure 5.2: Gate-to-channel modeled capacitance CGC (blue line) versus simulated
data (red dots) for tsi=10nm and different curvatures.
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Figure 5.3: Gate-to-channel modeled capacitance CGC (blue line) versus simulated




We have introduced an analytical model for the inversion charge distribution function of
square GAA MOSFETs with rounded corners where quantum effects have been taken
into account. The model has been tested by means of a comparison with simulation
data obtained by self-consistently solving the 2D Schrödinger and Poisson equations for
a wide variety of device sizes, corner curvatures and bias ranges.
We have also calculated the inversion charge centroid and gate-to-channel capacitance
by using the inversion charge distribution function developed previously. A very good
agreement between the simulated and modeled data was achieved both for the ICC and
the CGC for different device geometries and biases. The simplicity and accuracy of the
models presented are very promising from the compact modeling point of view since






Figure A.1: Definition by parts of a rounded corner in a square GAA MOSFET.
In this appendix we are going to prove that the definition of corner curvature used in
the numerical simulator is equivalent to the one based on equation 3.3, which is adapted
to be used in the squircle function definition. In the numerical simulator, the roundness







It can be seen that for C ′ = 100 we are considering a circular device and for C ′ = 0
it is a perfectly square device (this numbers are coherent with the definition based on
equation 3.3). In order to show the equivalence of both definitions, we are going to show
that the diagonal length of these devices calculated with the two different methods is
31
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On the left hand side, we have the diagonal length given by our superellipse formula.
On the right hand side the one given by the function defined by parts (deduced using





























































2) ⇒ C = C ′
However, we can use the definition used in the simulator to avoid unnecesaries com-
plications and easily calculate the perimeter. We can calculate the perimeter as the





















So the perimeter can be calculated as:










In this appendix we show in detail the steps to obtain the relation between n and the
percentaje of corner rounding C, given by Eq. (3.5). Let us point out that, for a square






2 , where s(α) is the parametric representation of the


































where we have taken into account that sides = 4, ra = rb = 1, and the parameters ni
which control the curvature of the corners are equal, n1 = n2 = n3 = n.
























working out the term dependant on n,
2−
1
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− 1
n









So, the relation betwen n and the percentaje of corner rounding C is given by Eq. (3.5):
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